

14. (original) The method of claim 11, further comprising:
 using said amplifier with at least two inputs; and
 providing a reference voltage to at least one of said inputs of said amplifier.
15. (original) The method of claim 9, wherein said signal adder circuit includes a differential amplifier, and wherein said input signal is supplied to an inverting input of said differential amplifier.
16. (cancelled)
17. (original) The method of claim 9, wherein using said replica includes using an output of said replica to supply said input signal to said signal adder circuit.
18. (original) The method of claim 17, wherein using said replica further includes:
 using a third MOS transistor as part of said replica; and
 obtaining said output of said replica from a drain terminal of said third MOS transistor.
19. (original) The method of claim 9, further comprising using a current reference to supply a current of predetermined value to said replica of said MOS driver circuit.
20. (previously presented) A method of correcting impedance curvature in a MOS driver circuit, said method comprising:
 using a first MOS transistor and second MOS transistor as part of said MOS driver circuit;
 using a signal adder circuit as part of said MOS driver circuit;
 maintaining a controlled voltage at a first input terminal of said first MOS transistor;
 using said signal adder circuit to provide a differential voltage at a second input terminal of said second MOS transistor; and
 operating said first MOS transistor and said second MOS transistor so as to compensate for changes in output impedance of said first MOS transistor through corresponding changes in

output impedance of said second MOS transistor so as to maintain an output impedance of said MOS driver circuit within a desired tolerance.

21. (original) The method of claim 20, wherein said operating further comprises:
 using a first output terminal of said first MOS transistor to supply an input signal to said signal adder circuit, and
 wherein using said signal adder circuit includes using an output of said signal adder circuit to provide said differential voltage to said second MOS transistor.

22. (original) The method of claim 21, wherein said signal adder circuit is a differential amplifier, and wherein said input signal is supplied to a non-inverting input of said differential amplifier.

23. (original) The method of claim 21, wherein said operating further comprises using said first output terminal along with a second output terminal of said second MOS transistor in series with a linearizing resistor.

24. (original) The method of claim 23, wherein said linearizing resistor is integrally fabricated with said MOS driver circuit.

25. (original) The method of claim 24, wherein said linearizing resistor is fabricated to have a nominal resistance in the range of 22 Ohms to 28 Ohms.

26. (previously presented) A method of correcting impedance curvature in a MOS driver circuit, said method comprising:
 using a first MOS transistor and second MOS transistor as part of said MOS driver circuit;

using a signal adder circuit as part of said MOS driver circuit; maintaining a controlled voltage at a first input terminal of said first MOS transistor; using said signal adder circuit to provide a differential voltage at a second input terminal of said second MOS transistor; and operating said first MOS transistor and said second MOS transistor so as to increase output impedance of said second MOS transistor when output impedance of said first MOS transistor decreases, and to decrease output impedance of said second MOS transistor when output impedance of said first MOS transistor increases so as to maintain an output impedance of said MOS driver circuit within a desired tolerance.

27. (original) The method of claim 26, further comprising:

using a first amplifier to supply a first input signal to said signal adder circuit;
using a scaled replica of said MOS driver circuit to supply a second input signal to said first amplifier; and
using a second amplifier to supply said controlled voltage to a third input terminal of said scaled replica.

28. (original) The method of claim 27, wherein said operating further comprises using said second amplifier to supply said controlled voltage to said first MOS transistor.

29. (original) The method of claim 27, wherein said operating further comprises using said first amplifier to supply said controlled voltage to said first MOS transistor.

30. (original) The method of claim 27, further comprising using a current reference to supply a current of predetermined value to said scaled replica of said MOS driver circuit.

31. (original) The method of claim 30, wherein said predetermined value of said current from said current reference ranges from 0.68mA to 1mA.

32. (currently amended) A MOS driver circuit comprising:

a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof; ~~and~~

a second MOS transistor coupled to said first MOS transistor and configured to receive a differential voltage at a second input terminal thereof,

wherein said second MOS transistor is configured to have an increased output impedance when output impedance of said first MOS transistor decreases, and to have a decreased output impedance when output impedance of said first MOS transistor increases so as to maintain an output impedance of said MOS driver circuit within a desired tolerance; and

a signal adder circuit coupled to said first and said second MOS transistors, wherein a first output of said signal adder circuit is coupled to said second input terminal to provide said differential voltage to said second MOS transistor.

33. (original) The MOS driver circuit of claim 32, wherein said first and said second input terminals are respective gate terminals of said first and said second MOS transistors.

34. (cancelled)

35. (currently amended) The MOS driver circuit of claim ~~[[34]]~~ 32, wherein said signal adder circuit includes a differential amplifier.

36. (currently amended) The MOS driver circuit of claim ~~[[34]]~~ 32, further comprising:

an amplifier having a second output coupled to said first input terminal to provide said controlled voltage to said first MOS transistor, wherein said amplifier further having a third output coupled to an input of said signal adder circuit to provide a bias voltage thereto.

37. (currently amended) A MOS driver circuit comprising:

a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof; ~~and~~

a second MOS transistor coupled to said first MOS transistor and configured to receive a differential voltage at a second input terminal thereof,

wherein said second MOS transistor is configured to compensate for changes in output impedance of said first MOS transistor through corresponding changes in output impedance of said second MOS transistor so as to maintain an output impedance of said MOS driver circuit within a desired tolerance; and

a signal adder circuit coupled to said first and said second MOS transistors, wherein a first output of said signal adder circuit is coupled to said second input terminal to provide said differential voltage to said second MOS transistor.

38. (cancelled)

39. (currently amended) The MOS driver circuit of claim [[38]] 37, further comprising:

a scaled replica of said MOS driver circuit having a second output coupled to a first input of said signal adder circuit to provide a first input voltage thereto.

40. (original) The MOS driver circuit of claim 39, wherein said first input is an inverting input of said signal adder circuit.

41. (original) The MOS driver circuit of claim 39, wherein a first output terminal of said first MOS transistor is coupled to a second input of said signal adder circuit to provide a second input voltage thereto.

42. (original) The MOS driver circuit of claim 41, wherein said second input is a non-inverting input of said signal adder circuit.

43. (original) The MOS driver circuit of claim 41, wherein said first output terminal of said first MOS transistor and a second output terminal of said second MOS transistor are coupled in series with a linearizing resistor.

44. (original) The MOS driver circuit of claim 43, wherein said first and said second output terminals are respective drain terminals of said first and said second MOS transistors.

45. (original) The MOS driver circuit of claim 43, wherein said linearizing resistor is integrally fabricated with said first and said second MOS transistors, and wherein nominal resistance of said linearizing resistor is in the range of 22 Ohms to 28 Ohms.

46.-63. (cancelled)

64. (currently amended) A system comprising:

a processor;

a memory controller;

a memory device;

a first bus interconnecting the processor and the memory controller; and

a second bus interconnecting the memory controller and the memory device, wherein at least one of said processor, said memory controller, and said memory device includes a MOS driver circuit ~~having~~ comprising:

a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof; ~~and~~;

a second MOS transistor coupled to said first MOS transistor and configured to receive a differential voltage at a second input terminal thereof, wherein said second MOS transistor is configured to compensate for changes in output impedance of said first MOS transistor through corresponding changes in output impedance of said second MOS transistor so as to maintain an output impedance of said MOS driver circuit within a desired tolerance; and

a signal adder circuit coupled to said first and said second MOS transistors, wherein a first output of said signal adder circuit is coupled to said second input terminal to provide said differential voltage to said second MOS transistor.

65. (currently amended) A system comprising:

a data processing unit including:

a processor,

a memory controller,

a memory device,

a first bus interconnecting the processor and the memory controller, and

a second bus interconnecting the memory controller and the memory device;

an input device connected to said data processing unit;

an output device connected to said data processing unit; and

a data storage device connected to said data processing unit, wherein at least one of said processor, said memory controller, said memory device, said input device, said output device, and said data storage device includes a MOS driver circuit ~~having~~

comprising:

a first MOS transistor configured to receive a controlled voltage at a first input terminal thereof; ~~and;~~

a second MOS transistor coupled to said first MOS transistor and configured to receive a differential voltage at a second input terminal thereof, wherein said second MOS transistor is configured to have an increased output impedance when output impedance of said first MOS transistor decreases, and to have an ~~increased~~ decreased output impedance when output impedance of said first MOS transistor ~~decreases~~ increases so as to maintain an output impedance of said MOS driver circuit within a desired tolerance; and

a signal adder circuit coupled to said first and said second MOS transistors, wherein a first output of said signal adder circuit is coupled to said second input terminal to provide said differential voltage to said second MOS transistor.